Abstract-Double-Gate (DG) MOSFET has emerged as one of the most promising devices for logic and memory circuit design in sub 10nm regime. In this paper, we investigate the gate-to-channel leakage, EDT, BTBT and sub-threshold leakage for DG MOSFET. Simulations are performed using 2D Poisson-Schrödinger simulator with tight-binding Green's function approach. Then we analyze the effect of parameter variation to optimize low leakage SRAM cell using DG devices. The DG device/circuit co-design successfully demonstrates the benefit of using metal gate intrinsic body DG devices which significantly reduces BTBT and EDT in SRAM architecture.
I. INTRODUCTION
For over three decades there has been a quadrupling of transistor density and a doubling of electrical performance every 2-3 years. With the anticipation of unconstitutionality of Moore's law within a decade, researchers have embarked in exploring alternative technologies by harnessing the properties of channel materials, dielectric materials and gate work-function engineering that would provide us with high performance with nanoscale devices. Due to excellent control over short channel effects (SCEs), and better "ON" current, DG MOSFETs become one of the promising candidates in sub-10 nm regime. However, continuous downscaling of device dimensions as well as aggressive scaling of oxide thickness,according to ITRS [1] , lead to exponential increase of leakage components, which leads to a large stand-by power dissipation. Thus leakage power management becomes indispensable in high-end microprocessors for cost effective solution.
The major components of leakage in DG MOSFETs are: gate-to-channel leakage, edge direct tunneling (EDT), band-to-band tunneling (BTBT) and subthreshold leakage. The near mid gap metal gate (MG) DG devices become an obvious choice for low power design because their intrinsic body doping and metal gate, eliminates random dopant fluctuation and poly depletion respectively [2] . In symmetric DG (SymDG) devices, threshold voltage is controlled by super "Halo" body doping while in asymmetric DG (AsymDG) devices, work-function difference between front and back gates controls threshold voltage fluctuation. The device structure and body doping have strong impact on the device leakage.
In this paper, we will analyze the effect of variation of device parameters on leakages. High performance and low leakage architecture is the ultimate goal for semiconductor industry. We will also discuss the leakage components in 6-T SRAM cell using DG device. The total leakage in SRAM cell is substantially reduced using MGDG devices. Due to intrinsic body, random dopant fluctuation is absent in MGDG and sensitivity of the cell leakage w.r.t. effective channel length and thickness variation is reduced. We will also discuss the effect of parameter variation in the DG SRAM cell due to independent gate control and advantage of using independent gate control in DG devices in circuit design in sub-10 nm regime.
II. DEVICE SIMULATION
In a generalized multidimensional system consisting of N macroscopic contact reservoirs R s, s=1,….,N, a central quantum system QS, and N connecting leads, we normally choose one of the reservoirs to be grounded with chemical potential to be zero and we require that the (N-1) biases with respect to the grounded reservoir are known [3] . Here DG device is considered as of having four terminals having biases in three terminals. The combination of the thin silicon film thickness and the narrow channel widths will give rise to the aforementioned quantization in both transverse and longitudinal direction leading to an inseparable solution space. Here we have separated the channel quantization and quantum treatment along confinement direction to quantify the probability distribution across the two directions to be independent. g Thus we have taken the initiatives towards independency of the transverse mode from the longitudinal mode distribution. Thus, first we remove the degeneracy between the electron bands in the primed and un-primed valleys around the point and an increased separation between adjacent subbands takes place away from the point. Thus band-to-band coupling is ignored and transport effectively reduces to ballistic transport.
For each bound energy states of interest (considering 1 st four subbands of 1 st valley and 1 st two subbands of 2 nd valley) the quantum transport can be modeled as [4] (
Now, we can solve the Eigen energies of the Hamiltonian. The proposed algorithm computes a selfconsistent solution for the quantum transport equation and Poisson's equation
Here ,q be the charge of the electron,
be the 2-D electron concentration in the active device space ,
is the space dependent charge concentration due to an external doping. The longitudinal direction is denoted on the X-axis and transverse direction on the Yaxis. Two dimensional simulation results show that in the insulator gap region, potential can be approximated as a linear function of y.
The electron density evaluated from the wave function can be related to the quasi-Fermi level by
is the Fermi-Dirac function , (n,m) signifies the nth subband of the m th valley.
The coupled Poisson and Schrödinger equations are solved by means of a Newton-Raphson method.The iterations are continued until the norm-two of the difference between the electrostatic potentials obtained at the end of two successive cycles is smaller than a desired minimum value.
Considering the SCEs and quantum-mechanical (QM) effects, threshold voltage of DG device is given by [2] , [5] - [8] ( 2) where, is the sensitivity of to the back gate bias. For ultra thin due to volume inversion back gate bias can impact the even after inversion at all regions of operation [9] . Here, and are the work-function differences for the front and back gates, and and are the structure and doping dependent empirical factors.
III. MODELING LEAKAGE COMPONENTS IN DG MOSFET
In DG devices, energy (E (i, j) ) associated with the j th subband of the i th valley (both longitudinal and transverse) is given as [10] (3)
where, is the electron effective mass and is the electric field in the oxide region. Since, we are dealing with devices in nanoscale regime and scattering is neglected in our analysis, the electron transport through the proposed device can be considered as ballistic transport. Due to absence of the bulk charge in metal gate devices with intrinsic body, surface electric field is negligible and electron quantization occurs mainly due to structural confinement as we neglect for MGDG devices. However, in Sym DG devices due to the presence of bulk charge, surface electric field below threshold is not negligible. Due to the presence of large inversion charge, the field quantization is high above threshold operation.
A. Modeling Gate Leakage Current
The different physical mechanisms for gate leakage are: conduction band electron tunneling (CBET), valence band electron tunneling (VBET), and valence band hole tunneling (VBHT). In DG devices due to strong quantum confinement, tunneling occurs from quasi-bound states (QBS) and at the interface electron Eigen function is no longer nonzero in the polysilicon/metal gate region. A close analogy between the confined electrons in varying potential and electromagnetic waves in a waveguide with varying refractive indices provides the utilization of the transverse-resonant method [11] . A close look of electron tunneling across gate-to-channel region is depicted in Fig.  1 (a) . The terminal impedances in the transverseresonance method can be expressed as, Tunneling through source/drain extension region and gate occurs both in "ON" and "OFF" state. In the "ON" state electron tunnels from S/D region to gate, while in "OFF" state tunneling of electron occurs in opposite direction. In "OFF" state of MGDG structure, electrons from the free states below the Fermi level in metal (or, in the valence band of p + poly i.e. VBET) constitute EDT. Electron tunneling from the states above the metal Fermi level is negligible due to lack of electrons. The current density due to tunneling from free states can be expressed as [12] (6) where, transmission probability is given by . Now, the probability of metal electron tunneling is less than that of CBET due to higher barrier height, which reduces EDT in MGDG compared to Sym DG. Fig. 1 (b) shows EDT at "OFF" state for MGDG devices.
B. Modeling Band to Band Tunneling Current
Band-to-band tunneling across reversed p-n junction occurs from p-side valence band to n-side conduction band, becomes increasingly important with continued device scaling into nanometer regime and increasing Efields in the channel. At positive drain bias and/or, negative bias, potential across drain-to-body region can exceed the band-gap voltage, especially at the p + surface causing BTBT between drain and body. Similarly, BTBT occurs also in PMOS devices especially at the n + surface. Since silicon is an indirect band gap semiconductor, the BTBT current involves the emission of the photons. is a function of the local electron-hole pair generation rate, given by [13] (7) where, E is the local electric field and is the energy band gap. The units of are electron-hole pairs/cm 3 -s. This is integrated over tunneling volume, i.e., the region where band-bending is greater than bandgap . Since the transverse band-bending is much smaller than lateral band-bending in underlapped devices, tunneling volume is calculated based on lateral band profile independently at different depths on the body. Typically in MGDG devices with intrinsic body BTBT is lower compared to Sym DG with Halo doping.
C. Modeling Subthreshold Current
Subthreshold current flows in the OFF state of the device, from the drain to the source. For a DG device it is given by [6] (8) where Cg is the effective gate capacitance and S is the subthreshold swing factor .
IV. RESULTS AND DISCUSSIONS
Now, we will compare leakage currents in different DG devices. Due to presence of bulk charge, electric field inside oxide layer is higher in SymDG compared to MGDG devices. Moreover, due to large bending of subbands, these are at higher energy than those in MGDG devices. Hence, electrons have a higher probability of tunneling across gate oxide region and hence greater
gate-to-channel current occurs in SymDG devices ( Fig.2 (a) ). Fig.2 (b) shows contribution of subbands in electron tunneling for SymDG devices. It is observed that 1 st subbands of both 1 st and 2 nd valley constitute almost whole tunneling current while contribution from 2 nd subband of 1 st valley is almost negligible. This trend is also continued in MGDG and AsymDG devices. Fig.2 (c) describes the gate-to-channel current as a function of inversion charge density. In DG MOSFETs, gate current can be effectively suppressed by reduced vertical electric field compared to bulk MOSFET. Electric field near the bottom of the inversion layer is considerably reduced which in turn reduces depth of the potential well and bound state energy and broadens inversion charge distribution. Life time of the QBS is increased resulting in lower tunneling. Fig.2 (d) depicts gate current for = 0.5 nm and 1 nm. As oxide layer thickness is increased gate current is considerably reduced. Initial scaling of Si thickness can reduce the gate current to some extent, but excessive scaling increases the gate leakage. As we aggressively scale down the Si thickness, width of potential well is reduced and inversion charge is forced to come closer to interface, increasing the Eigen states of the carrier due to quantum confinement. Thus, carrier lifetime is decreased and gate tunneling is increased. Fig.2 (e) shows the effect of scaling of Si thickness on gate-to-channel current.
Increasing the gate metal work function lowers the effective gate voltage and thereby reducing the gate to channel leakage as shown in Fig. 2f . V gs (V)
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1.E-04 In "ON" state SymDG (n + poly-n + drain) has higher potential inside oxide layer than AsymDG and SymDG (p + poly -p + drain) . So, "ON" state EDT is lower in Asym DG and SymDG (p + poly-p + drain) compared to SymDG (n + poly-n + drain). EDT in MGDG devices is negligible compared to n + or, p + poly gates because of higher barrier height and effective tunneling thickness. In "OFF" state, we get steep gate leakage slope in SymDG device (n + poly-n + drain). As gate bias is increased, gate leakage is increased to reach a maximum and after particular gate bias, leakages of the three devices match. On increasing gate bias, gate leakage is considerably decreased for all three devices (see Fig.3(a) ). EDT can be reduced effectively by increasing the oxide thickness or using high-dielectric as shown in fig.3 (b) This is similar to our observation for gate to channel leakage .However EDT is found to be more sensitive to the . .Variation of EDT with gate metal work function is depicted in Fig. 3 ( c) Fig.4(a) shows the variation of gate current in front gate of the devices with back gate bias. Here, different front and back gate voltage is applied to SymDG, AsymDG and MGDG devices. We have plotted the gate current for three different supply voltages. It is seen from the graph as we increase the back gate bias, gate current is decreased--essentially biasing backside of the substrate to more positive voltage in inversion and reducing the vertical electric field in the channel. Fig. 4(b) shows the variation of gate current in back gate of the devices with change in back gate voltage. The gate current increases with increasing gate bias. The reason is similar to the reason of increase of gate current in front gate with change in front gate bias. As gate voltage is increased, subband energies move closer to the conduction band edge in the oxide, pushing more wave function to the oxide layer. The amount of wave function penetration is influenced by lowering barrier height which allows more wave function to penetrate inside the oxide layer. Thus, gate current is increased. Fig. 5(a) shows threshold voltage variation with channel length for SymDG (n + poly-n + drain), AsymDG and MGDG devices. It can be seen that the threshold voltage goes on decreasing as the channel length is reduced. Hence channel can be formed in lower channel potential increasing conductance quantization . In practically useful devices, the variation in should be small in comparison with supply voltage for driving the devices. But as we decrease the effective channel length, the variation in becomes more predominant. For L=5nm,in order to keep fluctuations of threshold voltage to a reasonable limit of 80 mV, Si thickness should be controlled better than 0.1nm, much tighter than farthest ITRS projection of 0.7nm for the critical dimension control accuracy --a very hard task to deal with. Fig 5(b) and 5(c) shows the variation of subthreshold current with gate voltage and drain bias respectively. Elimination of poly depletion results in higher threshold voltage in MGDG compared to Sym and Asym DG devices . This results in much lower subthreshold current in MGDG MOSFET. Increase in the enhances the subthreshold leakage due increase in the SCE as depicted in Fig. 5(d) .
Variation of subthreshold leakage with metal W.F is shown in Fig. 5(e) . Fig.6 (a)-(f) shows the variation of junction band-toband tunneling for gate bias and drain bias variations. BTBT increases with increasingly negative V gs1 for both MGDG and SymDG devices (Fig.6(a) ). This is because of two main reasons: 1) E-field distribution relative to device geometry due to which tunneling region increases and 2) enhanced barrier heights under the gate region. In order to accurately capture and benchmark the dependence of BTBT in MGDG, we have plotted the variation of BTBT on back gate bias V gs2 . As we increase the back gate bias, which is equivalent to increasing the substrate bias in single gate MOSFET, BTBT is decreased (as shown in Fig.6(b) ). Fig.6 (c) depicts the dependence of BTBT on back gate bias for both MGDG and SymDG. Fig.6 (d) shows the BTBT current of MGDG with front gate bias variation when there is effective overlap of gateto-drain region. Thus on increasing the front gate bias, effective drain voltage is also increased and there is an increasing trend of BTBT current in "ON" state. In "OFF" state, behavior of BTBT is same as the previous figures. Fig.6 (e) shows the variation of drain-to-body BTBT current with back gate bias. As in previous cases, increasing back gate bias, BTBT decreases. Fig. 6(f) shows BTBT variation at source end with back gate bias. BTBT decreases exponentially with increase in back gate bias and becomes zero as we reach approximately 0.3V BTBT remains almost invariant to the change in . However it shows a sligh t increasing trend due an increase in the effective electric field across the junction (Fig 6(g) )
Increasing the gate metal W.F reduces the effective gate voltage and thus enhancing the tunneling current as shown in Fig. 6(h) .
The growth of specific power in sub-10nm transistors may considerably exacerbate the problem of leakage power consumption in silicon integrated circuits and leakage power management becomes indispensable in futuristic nano-circuits and nano-architectures. In the next section, we will discuss the effect of stacking effect to evaluate the leakages in 6T DG SRAM cell.
V. ESTIMATION OF LEAKAGES AND EFFECT OF STACKING IN DG SRAM CELL
The effect of transistor stacking on circuit topology was first proposed for subthreshold current. In transistors connected serially, gate-to-source voltage is more negative, when the transistor is top of the stack. Again, threshold voltage of the transistors at top of the stack is increased because of body effect. Hence, "OFF" transistors at stack have lower subthreshold current than individual transistors. It has been experimentally proved that gate input "00" produces lowest subthreshold and BTBT current while "10" produces lowest gate leakage current [14] . So, it is necessary to model the leakages of the transistors in stack as it is important to determine the minimum leakage inputs to model the leakage of the SRAM cell.
A. Modeling with MGDG
We model the SRAM cell with MGDG device. The W/L ratios of the DG transistors are chosen according to [2] . When the SRAM stores 0, the wordlines are at 0 and the bitlines are held at high. If we connect the two gates of each SRAM by a wire , the corresponding leakage currents will be as shown in Fig.7 . Now instead of connecting the two gates together if we apply proper bias to the back gate, the leakage currents can be effectively controlled. This back gate voltage should be varied in the range so that the normal operation of SRAM is not violated. First we consider the DG NMOS transistors . For transistors which are in off state (M2,M3,M4)BTBT, subthreshold current and EDT are the main leakage currents. Fig.8 (a) -(j) show how they vary with back gate voltage (V gs2 ). As V gs2 is decreased, BTBT increases. EDT1 remains invariant to change of V gs2 but EDT2 shows an upward trend with decrease in V gs2 . But subthreshold current decreases much more rapidly with decrease in V gs2 compared to increase in BTBT and EDT2. Thus for transistors in off state leakage can be reduced to a large extent by applying a suitable negative bias (about -0.3V) to the back gate of these transistors during store 0 operation. The main leakage currents in M1 which is in on state are EDT and gate to channel leakage.
As EDT is much small compared to I gc our main objective is to reduce I gc . I gc1 decreases with increase V gs2 . But we cannot increase V gs2 without limit as we should not forget that as V gs2 increases I gc2 comes into picture and it increases with V gs2 . From the figure it is clear that at a back gate voltage of about 0.3V the total gate to channel current is minimum
B. Interconnection Effect
So far in our discussions we have assumed the node voltages V 1 and V 2 to be ideally at 0 and Vdd respectively. But due to finite leakage currents as well as on state currents , V 1 will be raised to some non-zero voltage and voltage at V 2 should be something lower than Vdd. This change in node voltages not only affect the drain to source voltages but also modify the gate voltages of the p and n type MOSFETS and thereby influencing the leakage currents in dual ways. We name this effect as interconnection effect. We use numerical methods for finding the two node voltages and the modified leakage currents.
Applying KCL at the two nodes we get (10) Where Ibtbtd_3=BTBT current due to drain in M3 Ibtbts_4=BTBT current due to source in M4 Isub_3 = subthreshold current in M3 Igdo_1= EDT at gate to drain overlap region in M1 Igso_4= EDT at gate to source overlap region in M4 Igcd_1=gate to channel current which goes to drain in M1 Ids_1=on state drain to source current.
We solve (9) and (10) self consistently to get the desired results. The various leakage currents in different n-MOSFETS of symmetric MG DG are shown in the table (I)-(IV). The first row represents leakage currents without considering the Interconnection effects while 2 nd row represents those after these effects have been taken into account.
As seen from the tables Isub has decreased in M3 which is but obvious as drain to source voltage has reduced. Also we get non zero Isub in M4 due to reduction in v2.Again, though drain to source voltage has reduced in M2, I sub has increased due to increase in gate to source voltage. Decrease in gate voltage in M1 has reduced the gate to channel current in it. I btbt has decreased in M2 due to decrease in Vds and increase in gate voltage. Another important change is the nonzero gate leakage in M2 and M3 at the source gate overlap region due to difference in source and gate voltages induced by non zero v1. 2.8777e-9
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Thus it is seen that due to the interconnection effect some leakage currents increases while others decreases. So this effect must be studied minutely for effective design of a SRAM.
VI. CONCLUSIONS
This paper embarks on a comprehensive quantitative approach towards the simulation of different leakages predominant in a nano circuit and architecture. We have developed the simulation tool for evaluating electrostatics and transport by solving 2D Poisson and Schrödinger equations self-consistently. We also developed the numerical models for evaluating gate-to-channel leakage, EDT, subthreshold and BTBT leakage for nanoscale DG MOSFETs. We have comprehensively analyzed the stacking effect of DG devices to model the leakages in 6T SRAM cell. Our analysis shows that use of metal gate (MG) DG devices with intrinsic body doping can significantly reduce all types of leakage components making it very efficient for constructing SRAM cell. Though threshold voltage is higher in MGDG devices than SymDG and AsymDG devices, elimination of poly depletion and random doping fluctuation can efficiently decrease the subthreshold current. Intrinsic body doping also helps to reduce EDT. As there is no bulk charge for MGDG, gate-to-channel leakage is also reduced. Hence, we can conclude that MGDG devices can emerge as one of the promising candidate for reducing all leakage components making it efficient for low power circuit design in sub-10nm regime.
